

**LOW RESISTANCE T-GATE MOSFET DEVICE USING A  
DAMASCENE GATE PROCESS AND AN INNOVATION  
OXIDE REMOVAL ETCH**

5

**ABSTRACT OF THE DISCLOSURE**

The present invention provides a method for fabricating low-resistance, sub-0.1  $\mu\text{m}$  channel T-gate MOSFETs that do not exhibit any poly depletion problems. The inventive method employs a damascene-gate processing step and a chemical oxide removal etch to fabricate such MOSFETs. The chemical oxide removal may be 10 performed in a vapor containing HF and NH<sub>3</sub> or a plasma containing HF and NH<sub>3</sub>.